

Sub
Q15

1
2
3
4
5
6
7
8
9
10

1
2
3

1
2
3

1

1

1
2
3
4
5
6

1. A method comprising:
receiving a machine instruction directing a processor
to search a plurality of data elements; and
executing the machine instruction by:
retrieving M data elements in a single fetch
cycle;
concurrently comparing the M data elements to a
corresponding current extreme value; and
updating a set of references based on the
comparisons.
2. The method of claim 1, wherein retrieving the M data
elements comprises retrieving the M data elements as a
single data quantity containing the M data elements.
3. The method of claim 2, wherein the set of references
comprise pointer registers to store addresses for data
quantities.
4. The method of claim 1, wherein M = 1.
5. The method of claim 1, wherein M = 2.
6. The method of claim 1, wherein executing the machine
instruction further includes:
storing the current extreme values in M accumulators;
and
copying the M data elements to the accumulators based
on the comparisons.

1 7. The method of claim 5, wherein concurrently comparing
2 the data elements comprises processing a first data element
3 with a first execution unit of a pipelined processor and
4 processing a second data element with a second execution
5 unit of the pipelined processor.

1 8. The method of claim 5, wherein concurrently comparing
2 the data elements comprises concurrently processing a first
3 data element and a second data element within a single
4 execution unit of a pipelined processor.

1 9. The method of claim 1, wherein concurrently comparing
2 each of the data elements to a current extreme value
3 includes determining whether each of the data elements is
4 less than the corresponding current extreme value.

1 10. The method of claim 1, wherein concurrently comparing
2 each of the data elements to a current extreme value
3 includes determining whether each of the data elements is
4 greater than the corresponding current extreme value.

1 11. A method for searching an array of N data elements for
2 a value comprising:

3 issuing N/M machine instructions to a processor,
4 wherein the processor is adapted to process M data elements
5 in parallel; and

6 analyzing results of the machine instructions to
7 identify a value for the array.

1 12. The method of claim 11, further comprising:
 2 executing each machine instruction by:
 3 retrieving M data elements in a single fetch cycle,
 4 concurrently comparing each of the M data elements to
 5 a corresponding current extreme value, and
 6 updating the references based on the comparisons.

915
 1 13. A method comprising:
 2 retrieving the pair of data elements from an array of
 3 elements in a single fetch operation, wherein the pair of
 4 data elements includes an even data element and an odd data
 5 element;
 6 substantially comparing the even element of the pair
 7 and the odd element of the pair; and
 8 substantially fetching and comparing the remaining
 9 pairs of data elements of the array until all of the data
 10 elements of the array have been processed.

1 14. The method of claim 13, wherein substantially
 2 comparing the pair of data elements includes setting an
 3 even minimum value as function of the even element of the
 4 element pair and setting an odd minimum value as function
 5 of the odd element of the element pair.

1 15. The method of claim 13, wherein substantially
 2 comparing the pair of data elements includes maintaining a
 3 first accumulator to store a minimum value for the even

4 elements and a second accumulator to store a minimum value
5 for the odd elements.

1 16. The method of claim 13, further including maintaining
2 a first pointer register to store an address for the
3 minimum value of the even data elements and maintaining a
4 second pointer register to store an address for the minimum
5 value of the odd data elements.

1 17. The method of claim 16, further including adjusting at
2 least one of the pointer registers after processing all of
3 the pairs of data elements to account for a number of
4 stages in the pipeline.

1 18. The method of claim 13, wherein the method is invoked
2 by issuing N/M machine instructions to a programmable
3 processor, wherein N equals the number of elements in the
4 array and M equals the number of data elements that the
5 processor can concurrently compare.

1 19. An apparatus comprising:
2 a pipeline adapted to process M data elements in
3 parallel; and
4 a control unit adapted to direct the execution
5 pipeline to search an array of N data elements in response
6 to N/M machine instructions.

1 20. The apparatus of claim 19, wherein in response to the
2 machine instructions, the control unit directs the pipeline
3 to retrieve M data elements from the array of elements in a

4 single fetch operation and concurrently compare the data
5 elements to a corresponding current extreme value.

1 21. The apparatus of claim 19, wherein the pipeline
2 includes M registers adapted to store references to the
3 extreme values.

1 22. The apparatus of claim 21, wherein the registers are
2 pointer registers.

1 23. The apparatus of claim 21, wherein the registers are
2 general-purpose data registers.

1 24. The apparatus of claim 18, wherein the pipeline
2 includes M accumulators to store M current extreme values.

1 25. The apparatus of claim 18, wherein the pipeline
2 includes M general-purpose registers to store M current
3 extreme values.

1 26. An article comprising a medium having computer-
2 executable instructions stored thereon for compiling a
3 software program, wherein the computer-executable
4 instructions are adapted to generate N/M machine
5 instructions to search an array of N data elements, each
6 machine instruction causing a programmable processor to:
7 retrieve M data elements from an array of N elements
8 in a single fetch operation; and
9 substantially compare each of the M data elements to a
10 corresponding current extreme value.

1 27. The article of claim 26, wherein each machine
2 instruction causes the processor to update a set of
3 references based on the comparisons.

1 28. The article of claim 26, wherein each machine
2 instruction causes the processor to concurrently process a
3 first data element and a second data element within a
4 single execution unit of a pipelined processor.

1 29. A system comprising:
2 a memory device; and
3 a processor coupled to the memory device, wherein the
4 processor includes a pipeline configured to process M data
5 elements in parallel and a control unit configured to
6 direct the pipeline to search an array of N data elements
7 in response to N/M machine instructions.

1 30. The system of claim 29, wherein in response to each
2 machine instructions, the control unit directs the
3 pipeline to retrieve M data elements from the array of
4 elements in a single fetch operation and concurrently
5 compare the data elements to a corresponding current
6 extreme value.

1 31. The system of claim 29, wherein the pipeline includes
2 M registers configured to store references to the extreme
3 values.

1 32. The system of claim 31, wherein the registers are
2 pointer registers.

1 33. The system of claim 31, wherein the registers are
2 general-purpose data registers.

1 34. The system of claim 29, wherein the memory device
2 comprises static random access memory.

1 35. The system of claim 29, wherein the memory device
2 comprises FLASH memory.